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Abstract 
The conventional method to decrease the settling time of oscillators is to increase the bandwidth, which in turn results in an 
increase in the spur content, affecting the transient performance of the PLL. Even though several architectural variations have 
been suggested to reduce the lock time, a novel method to reduce the settling time is “Deadbeat control”, in which an additional 
system is implemented in feedback with the PLL. This method accomplishes the reduced settling time without any change in the 
design of the forward gain components. Before the implementation of the deadbeat control, the concepts of controllability and 
observability have to be satisfied for the PLL. In this particular work, these tests are carried out on an integer-N charge-pump 
PLL, and then the deadbeat control is verified. The settling time and the overshoot are deduced from the step-response of the 
PLL, by means of MATLAB simulation. 
 
© 2015 The Authors. Published by Elsevier B.V. 
Peer-review under responsibility of the Organizing Committee of ICECCS 2015. 
Keywords: phase locked loop; voltage controlled oscillator; phase-frequency detector; charge pump; loop filter; pole placement 
1. Introduction 
Phase locked loop is a simple negative feedback architecture that allows economic multiplication of reference 
frequencies by large variable numbers 1. The block diagram of an integer-N Charge-pump PLL is shown in Figure 
1(a). The divided VCO frequency is compared to the reference frequency in the PFD. When the VCO is running too 
slow, the clock edges from fdiv will come after the edges of fref. This difference in phase gets detected by PFD, and 
 
 
* Corresponding author. Tel.: +91-9886-724072; fax: +91-80-2844-0092. 
E-mail address:aravindake@gmail.com 
© 2015 The Authors. Published by Elsevier B.V. This is an open access article under the CC BY-NC-ND license 
(http://creativecommons.org/licenses/by-nc-nd/4.0/).
Peer-review under responsibility of the Organizing Committee of ICECCS 2015
393 Aravinda Koithyar and T.K. Ramesh /  Procedia Computer Science  70 ( 2015 )  392 – 398 
then up pulses get generated. Conversely, when VCO is running too fast, the reference clock will lag, and down 
pulses will be generated accordingly. These up and down pulses are converted into a voltage waveform by the 
charge pump – loop filter combination, and this waveform acts as the control voltage to VCO, thus bringing the 
VCO output back in phase with the reference frequency 2.  
 
 
 
 
 
 
 
 
 
 
 
Fig. 1. (a) Block diagram of Charge-pump PLL       (b) Circuit diagram of Loop-filter 
 
For the purpose of our analysis, a second order loop filter is utilized here, as shown in Figure 1(b). In the circuit of 
loop-filter, C1 is the main component. This will introduce a pole, and hence the closed loop system will contain two 
poles, the other pole being contributed by the oscillator. Therefore, to stabilize the system, R1 is utilized, which in turn 
will introduce a zero. In addition, C2 is added to suppress the ripple noise caused by the R1-C1 loop. The value of C2 
has to be far lesser than that of C1. Thus, effectively this loop-filter has two poles and one zero, and the zero is 
required to provide sufficient phase margin and to ensure a stable PLL operation. The linear transfer function of the 
loop-filter is given by – 
 
ܨሺݏሻ ൌ ሺଵା௦ோభ஼భሻ
௦ሺ஼భା஼మା௦ோభ஼భ஼మሻ
                                          (1)   
            
For obtaining the system transfer function, the CP-PLL is modeled in terms of the individual transfer functions, 
which is shown in Figure 2. Kpd is the phase detector gain measured in Amperes/radian, and it is given by Icp/2ʌ, 
where Icp is the charge-pump current. Kvco is the VCO gain factor measured in Hertz/volt.  
 
                                                                                                   
                                                                                                          
 
                                                                                                                                                                                                
                                                                                                                                                                                       
                                                                                                                                                                                                      
                                                                                                                                                                                                   
                                                                                                                                                                                                      
 
     Fig. 2. Linear model of the CP-PLL 
 
From the linear model of the PLL, the forward loop-gain is given by – 
 
ܩሺݏሻ ൌ 
ூ೎೛௄ೡ೎೚ሺଵା௦ோభ஼భሻ
௦మሺ஼భା஼మା௦ோభ஼భ஼మሻ
                (2) 
 
Using equation (2), and as H(s) = 1/N, the system transfer function for the PLL is obtained as – 
 
ܶሺݏሻ ൌ 
ூ೎೛௄ೡ೎೚ேሺଵା௦ோభ஼భሻ
ே௦మሺ஼భା஼మା௦ோభ஼భ஼మሻାூ೎೛௄ೡ೎೚ሺଵା௦ோభ஼భሻ
                  (3) 
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The equation (3) indicates that the PLL is of third order. Using this equation, the modelling and simulation of the 
CP-PLL is performed 3. 
2. Design and simulation 
 
The PLL being considered is intended for use with a 2.4 GHz wireless application. For the simulation of the 
PLL, the values chosen are fref = 1 MHz, N = 2400 and Kvco = 200 MHz/V. The value of Icp can be decided during 
the design of the loop-filter 4,5. Choosing the value of the phase margin to be 60°, the values for the loop-filter 
components are obtained, for different values of Icp and fu. Later, the PLL’s step response is computed, and settling 
time Ts is also obtained using the derived expressions. The results have indicated lesser Ts for larger values of fu. As 
the bandwidth of the PLL is the measure of its ability to track the input clock and jitter, values of fu more than 100 
kHz increase the spur content and thus reduce the noise performance. Hence, the value of fu chosen for our purpose 
is, 100 kHz as optimum. The charge-pump current needs to be smaller, for the power consumption to be lesser; but 
very small current will lead to very large value of resistance 6,7. As the fabrication of resistor consumes larger area, it 
is desirable to have a low value. The finalized values are summarized in Table 1.  
 
Table 1. Finalized parameters for the PLL                       Table 2. Simulation results for the PLL 
 
 
 
 
 
 
Using the values from Table 1, the closed-loop transfer function of PLL in the numerical form is obtained as – 
 
 ܶሺݏሻ ൌ ହଶସǤଶ௦ାଽǤ଺௑ଵ଴
ళ
ଵǤଷଵ௑ଵ଴షభయ௦యାଷǤ଺௑ଵ଴షళ௦మା଴Ǥଶଵ଼ସ௦ାସ଴଴଴଴
              (4)
     
The loop bandwidth Ȧc is defined as, ߱௖ ൌ ʹߞ߱௡. By the substitution of the design values, we obtain Ȧn = 
3.33x105 rad/sec, ȗ = 0.91 and Ȧc = 6.06x105 rad/sec. The value of the damping factor indicates the safe working 
operation of the designed PLL 8,9. The step response of the PLL is indicated in Figure 3(a). As the damping factor is 
nearer to unity, the curve has only one overshoot, and there is no undershoot. The results obtained after the 
simulation of the PLL are summarized in Table 2. 
 
       
 
      Fig. 3.  (a) Step-response of the PLL in s-plane                   (b) Step-response of the PLL in z-plane 
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Symbol Description Value 
fu Unity-gain bandwidth 100 kHz 
Icp Charge-pump current 200 μA 
R1 Loop-filter resistor 39 kȍ 
C1 Loop-filter capacitor 140 pF 
C2 Loop-filter capacitor 10 pF 
Symbol Description Value 
fn Natural frequency 53 kHz 
ȗ Damping factor 0.91 
fc Loop bandwidth  96.46 kHz 
Ts Settling time 15 ȝs 
OS Overshoot 19% 
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As the deadbeat control analysis is performed in the discrete domain, it is necessary to convert the system 
transfer function of the PLL into z-domain 10. In order to derive a discrete-time model, the PFD is regarded as a 
sampler of the phase error between the reference and the output signal. The charge pump is assumed to be injecting 
current impulses, whose charge is proportional to the sampled phase error. The pulse transfer function for the PLL is 
obtained using MATLAB command as – 
 
ܶሺݖሻ ൌ  ଽଵଽǤଷ௭
మିଷ଻଴Ǥହ௭ିଷଶ଼Ǥ଼
௭యିଵǤସଽ଼௭మା଴Ǥ଺ହଷସ௭ି଴Ǥ଴଺ସ଴ହ
                             (5) 
 
The step response of the PLL in z-domain is indicated in Figure 3(b). As each sampling instant of the PFD is 1 
ȝs, the PLL is taking 15 instances for attaining the steady state. The goal of the deadbeat control is to reduce the 
lock time of the PLL such that the number of sampling instances required for settling is equal to the order of the 
system, which in this case is 3, and hence the system has to settle within 3 sampling instances. In other words, the 
goal of deadbeat control is to achieve the settling time of 3 ȝs.  
 
A discrete time simulink model of the PLL is created, and the simulation results are displayed in Figure 4. The 
upper two waveforms are the inputs to PFD with an initial phase difference of 90°. The third waveform is the loop-
filter output which acts as the control voltage to VCO. The last waveform is the VCO output, which is 2.4 GHz. It 
can be seen that the system settles itself after 15 sampling instances.  
 
 
 
                                                                    Fig. 4: Simulation result of the PLL model 
3. State space modeling of PLL 
The s-domain analysis of the charge-pump PLL suffers from two notable drawbacks. First one is, because of the 
discrete-time nature of the PFD, sampling is inherently present in the PLL. As the s-domain analysis does not take 
this into consideration, the model may lead to performance degradation, in terms of input jitter peaking. Second one 
is, the s-domain being a steady-state analysis, it is unable to predict the nonlinear acquisition process of the PLL 11.  
Hence, analysis must be performed using the difference equations and a state-space model for the loop filter, which 
can accurately define the functioning of the PLL. The PLL under consideration is modelled in state-space by 
converting the pulse transfer function given in equation (5) into a state-space representation, and the results are –  
 
G   =   ൥
ͳǤͶͻͺ െͲǤ͸ͷ͵Ͷ ͲǤͲ͸Ͷ
ͳ Ͳ Ͳ
Ͳ ͳ Ͳ
൩         H   =   ൥
ͳ
Ͳ
Ͳ
൩ 
 
C   =   ሾͻͳͻǤ͵ െ͵͹ͲǤͷ െ͵ʹͺǤͺሿ      D   =   ሾͲሿ 
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Even though we have the input matrix H as 3X1, it has got only one entry that is corresponding to the single 
input. As the PLL is of third order, we have the state matrix G as 3X3. As the PLL has a single output, we have the 
output matrix C as 1X3, and as there is no direct transmission happening in the system, the matrix D is null. As the 
order of the system is 3, a “controllability matrix” P is obtained in the form of [G GH G2H]. If the rank of this 
matrix is 3, with a non-zero determinant, then the system is said to be controllable. The test is performed on the PLL 
and the matrix is obtained as – 
P   =   ൥
ͳ ͳǤͶͻͺ ͳǤͷͻͲ͸
Ͳ ͳ ͳǤͶͻͺ
Ͳ Ͳ ͳ
൩ 
 
The rank of this matrix is 3, and the determinant is equal to 1. Thus it is verified that the PLL is state 
controllable. Next, the test for output controllability is performed, in which a matrix of the form [C CGH CG2H] is 
obtained, and its rank is verified. If its rank is same as the number of rows in the output matrix, then the system is 
said to be completely output controllable. This test is performed on the state-space model, and the result is – 
 
ͳܺͳͲଷሾͲǤͻͳͻ͵ ͳǤͲͲ͸͸ ͲǤͷ͹ͺͶሿ 
 
The rank of this matrix is 1, and thus the PLL is completely output controllable. Hence, by means of state 
feedback, the poles of the PLL system can be placed at any desired locations. The state feedback is achieved through 
an appropriate state feedback gain matrix, which is given the symbol K. The eigen values of |G-HK| are the desired 
closed loop poles for the pole placement.  
4. Deadbeat response of the PLL 
The deadbeat algorithm aims to bring the output to state zero in the smallest number of time steps, by 
determining the input signal that must be applied to the system. Applying the state feedback, such that all the poles 
of the closed-loop transfer function are at the origin of the z-plane, is the solution for deadbeat control. For n poles, 
the deadbeat guarantees that the system reaches the set-point in n steps 12. This means that our 3rd order system 
settles in 3 sampling instances. However, the cost is the very high overshoot, and the control signal required is 
expensive to generate. Applying these principles to the design of PLL, we require a state feedback system which has 
to be connected to the reference input. For our 3rd order system, three state variables have to be chosen and a control 
vector has to be generated such that the error at the PFD becomes zero, within three sampling instances. The 
deadbeat concept for the PLL is illustrated in Figure 5. 
 
 
 
 
 
 
 
 
 
 
                                                                Fig. 5. Charge-pump PLL with state feedback 
 
Figure 5 indicates that the system requires a controller which samples the state variables from the loop-filter as 
well as from the VCO circuitry. We require 3 linearly independent state variables, and the loop-filter has only 3 
passive components. Hence the state variables have to be chosen from the VCO circuitry as well. The exact choice 
of the state variables depends on the circuit implementation of the VCO. The controller will generate a signal which 
will be input to PFD, and the PFD will perform the phase comparison between the divider output and the controller 
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output. Whenever the output is having a phase lead, the controller generates a lag signal, and the PFD will generate 
the down signal, which in turn will produce a negative control voltage at the loop-filter. The reverse situations will 
occur whenever the VCO frequency reduces. In effect, the phase variations at the output will be controlled within 3 
sampling instances. The events are summarized in Table 3. 
 
                                                              Table 3. Deadbeat control outputs 
 
VCO 
frequency 
Controller 
output 
PFD 
output 
Loop-filter 
output 
Normal fdiv Tristate Zero 
Increasing Lag fdiv Down Negative 
Decreasing Lead fdiv Up Positive 
 
As the desired poles are at the origin, the coefficients of the characteristic equation are: Į1 = Į2 = Į3 = 0. 
Substituting these values in the Ackermann’s formula, the state feedback gain matrix for deadbeat is – 
 
K = [1.4980   -0.6534    0.0640] 
 
This matrix is the same as the first row of the state matrix, because of the placement of poles at the origin. 
Substituting the values for the matrices and then converting into transfer function, we obtain – 
 
ௗܶ௕ሺݖሻ ൌ 
ଽଵଽǤଷ௭మିଷ଻଴Ǥହ௭ିଷଶ଼Ǥ଼
௭య
                          (6) 
 
The discrete-time step response is shown in Figure 6(a). It can be seen that the system settles within three 
sampling instances. However, the overshoot is quite high, as expected. The step response for the continuous-time 
version is shown in Figure 6(b). The continuous-time domain equivalent exhibits a settling time of 4.1 μs and an 
overshoot of 260%. Hence, there is a large benefit in terms of settling time, and when the system is able to sustain 
the transient response, the system has become about 360% faster than the one without deadbeat. 
 
         
 
      Fig. 6. (a) Deadbeat step response in z-domain                   (b) Deadbeat step response in s-domain 
5. Conclusion 
The charge-pump PLL was designed for a stable functionality and its initial lock time was found to be 15 ȝs. 
There was no further reduction in this settling time for the given specifications. Later pole-placement procedures at 
the origin (z-domain) were carried out and the settling time was found to be 4.1 ȝs. For the purpose of obtaining the 
same settling time without deadbeat control, simulation of the initial design was carried out by changing the unity 
gain bandwidth to different values, with all the other parameters remaining the same, and then obtaining the step 
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response for the altered component values. The results are summarized in Table 4.  
 
                                                            Table 4. Reduction in Ts with increase in fu 
      
fu (kHz) R1 (kȍ) C1 (pF) C2 (pF) Ts (μs) 
350 142 11.9 0.92 4.39 
375 152 10.4 0.80 4.10 
400 162 9.14 0.71 3.85 
 
It can be observed from these results that, the lock time can be drastically reduced by increasing the unity gain 
bandwidth of the loop-filter. For obtaining the same settling time as that of the deadbeat, the bandwidth to be 
selected is 375 kHz. Our initial design being 100 kHz, this new value indicates a 275% increase, which also means 
the same amount of increase in the phase-noise and spur content. Certainly, this alteration in design is not 
acceptable, as the performance gets largely degraded. With deadbeat control, we have a large increase in the 
overshoot, which has to be taken care during the circuit design. As the devices have to withstand larger transients, 
the layout of the PLL will certainly consume larger area, which is the compromise we have to strike, in order to 
obtain the fastest response. The two options are summarized in Table 5. 
 
                                                                    Table 5. Final comparison 
 
Criterion  Loop 
bandwidth  
Overshoot 
Without deadbeat 375 kHz 19% 
With deadbeat 100 kHz 260% 
 
As this particular work is carried out primarily for the purpose of analysis, the device level design is not being 
discussed. The finalized results are – 
 
i) The settling time is minimized to the corresponding system order, by applying the deadbeat algorithm. 
ii) Due to the deadbeat control, the PLL does not require the reference clock, avoiding the oscillator circuitry. 
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